



3/64 NS | S Monitor | 86 1 2 3 4 1 - i q. 4












Fig. 8



F.3. 9










Fig. 13A




Fig. 12




Fig. 13B

Exception	Vector offs	et Corresponding mode
Reset	0x00	Supervisor mode
1 ladet	0x04	Monitor mode / Unles
SWI	Óx08	Supervisor mode Monitor mal
Prefetch abort	0x0C	Abort mode Maniton mode
Data abort	0x10	Abort mode / Mon: for mack
IRQ / SIRQ	0x18	IRQ mode / Mon: for made
FIQ	0x1C	FIQ mode Monitor mode
SMI	Ox 20	Undervole Monitar monte

F13.14

Peset	VMO		
Wholes	VMI		
SWI	VM2		
Prefetch about	VM3		
Data abort	VM4		
IRQ/SIRQ	VMS		
FIQ	VM6		
SMI	VM7		

Reset	V90
Wielet	VSI
SWI	VSZ
Protetch about	VS3
Data about	VS4
TRO/SIRQ	VSS
FIQ	VS6
SMI	VS7

	• •
Reiset	VNSO
Wide	VNSI
SWI	VNS2
Prefetch about	N23
Data about	VNS4
IRQ/SIRQ	VNSS
FIQ	** VNS6
SMI	VN57

Fig. 15

CP15 Monitor Trap Mask Register


0	١	. \	. 1	- 1	0	
SMI	SWI	Profetch About	Oata Abort	IRQ	SIRG	FIQ


1 = Mon(S)

0 = NS

OR via translusive/external

Fig. 16.









Fig. 19






FIGURE 21

User	System	Supervisor	Abort	Undefined	Interrupt	Fast Interrupt
R0	R0	R0	R0	R0	R0	R0
R1	R1	R1	R1	R1	R1	R1
R2	R2	R2	R2	R2	R2	R2
R3	R3	R3	R3	R3	R3	R3
R4	R4	R4	R4	R4	R4	R4
R5	R5	R5	R5	R5	R5	R5
R6	R6	R6	R6	R6	R6	R6
R7	R7	R7	R7	R7	R7	R7
R8	R8	R8	R8	R8	R8	R8_fiq
R9	R9	R9	R9	R9	R9	R9_fiq
R10	R10	R10	R10	R10	R10	R10_fiq
R11	R11	R11	R11	R11	R11	R11_fiq
R12	R12	R12	R12	R12	R12	R12_fiq
R13	R13	R13 BUC	R43 abl	R13_und	R13_irq	R13_fiq
R14	R14	X14_sva	R'M_sbt	R14_und	R14_irq	R14_fiq
PC	PC	PC	PC	PC	PC	PC

Monitor
R0
R1
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13_mon
R14_mon
PC

CPSR	CPSR	CPSR	CPSR	CPSR	CPSR	CPSR
0.0.		SPSR_svc	SPSR_abt	SPSR_und	SPSR_irq	SPSR_fiq

CPSR SPSR_mon

FIGURE 22





FIGURE 23

1-ig. 24



1-is. 25

S= 0





fig. 26







Fig. 28






Fig. 30




Fig. 31

26/64 Monitor Non-Secure Int 2 hardler NSB

Lig. 32





Fig 33



F16.35




FIG. 36







FIG. 37




F16.38





F16.40



F16-41





FIG. 42






FIG. 44






FIG. 45



F16.46








Fig. 48





PHYSICAL ADDRESS SPACE

F16. 49




FIG SOA




FIG SOB




FIG 51






FIG 52








FIG 55






FIG 56



F16 57



Done by cache

FIG 58

	How to program?	How to enter?	Entry mode
Di Odiripani i i i i	Debug TAP or software (CP14)	Program breakpoint register and/or context-ID register and comparisons succeed with Instruction Address and/or CP15 Context ID (²).	Halt/monitor
Software breakpoint instruction	Put a BKPT instruction into scan chain 4 (Instruction Transfer Register) through Debug TAP or Use BKPT instruction directly in the code.	BKPT instruction must reach execution stage.	Halt/monitor
Vector trap breakpoint	Debug TAP	Program vector trap register and address matches.	Halt/monitor
Watchpoint hits	Debug TAP or software (CP14)	Program watchpoint register and/or context-ID register and comparisons succeed with Instruction Address and/or CP15 Context ID (2).	Halt/monitor
to the state of th	Debug TAP	Halt instruction has been scanned in.	Halt
Internal debug request External debug request	Not applicable	EDBGRQ input pin is asserted.	Halt

(1): In monitor mode, breakpoints and watchpoints cannot be data-dependent.

⁽²): The cores have support for thread-aware breakpoints and watchpoints in order to color to

56/64

Name	Meaning	Reset value	Access	Inserted in scan chain for test
Monitor mode enable bit	0: halt mode 1: monitor mode	1	R/W by programming the ICE by the JTAG (scan1) R/W by using MRC/MCR instruction (CP14)	yes
Secure debug enable bit	0: debug in non- secure world only. 1: debug in secure world and non- secure world	0	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no
Secure trace enable bit	0: ETM is enabled in non-secure world only. 1: ETM is enabled in secure world and non-secure world	0	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no
Secure user- mode enable bit	0: debug is not possible in secure user mode 1: debug is possible in secure user mode	1	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no
Secure thread-aware enable bit	0: debug is not possible for a particular thread 1: debug is possible for a particular thread	0	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no

Figure 6/

57/64

Function Table

D	CK	Q[n+1]
0	_	0
1		1
х	_	Q[n]

Logic Symbol





FIGURE 62

Function Table

D _.	SI	SE	CK	Q[n+1]
0	x	0	\	0
1	X	0		1
X	X	X		Q[n]
X	0	1		0
X	1	1		1

Logic Symbol



58/64




FIGURE 64




Figure 65.




FIGURE 66 A




FIGURE 66 B





Figure 67



CP14 bits in Debug and Status Control register		ontrol register		
Secure debug enable	Secure user-mode	Secure thread-aware	meaning	
bit	debug enable bit	debug enable bit		
0	X	· X	No intrusive debug in entire secure world is possible.	
-			Any debug request, breakpoints, watchpoints, and other	
			mechanism to enter debug state are ignored in entire	
			secure world.	
1	0	X	Debug in entire secure world is possible	
1	1	0	Debug in secure user-mode only. Any debug request,	
•	· •		breakpoints, watchpoints, and other mechanism to enter	
			debug state are taken into account in user mode only.	
			(Breakpoints and watchpoints linked or not to a thread	
			ID are taken into account). Access in debug is restricted	
	:		to what secure user can have access to.	
	1	1	Debug is possible only in some particular threads. In	
	<u>*</u> .		that case only thread-aware breakpoints and	
	•		watchpoints linked to a thread ID are taken into account	
			to enter debug state. Each thread can moreover debug	
			its own code, and only its own code.	

Figure 69A

CP14 bits in Debug and Status Control register				
Secure trace enable bit	Secure user-mode debug enable bit	Secure thread-aware debug enable bit	meaning	
0	х	Х	No observable debug in entire secure world is possibl. Trace module (ETM) must not trace internal core activity.	
1	0	X	Trace in entire secure world is possible	
1		Ö	only.	
1		1	Trace is possible only when the core is executing some particular threads in secure user mode. Particular hardware must be dedicated for this, or re-use breakpoint register pair: Context ID match must enable trace instead of entering debug state.	

Figure 69B

Program

Debug

A

B

A

B

A

Method of entry	Entry when in non-secure world	entry when in secure world
Breakpoint hits	Non-secure prefetch abort handler	secure prefetch abort handler
Software breakpoint instruction	Non-secure prefetch abort handler	secure prefetch abort handler
Vector trap breakpoint	interruptions. For other non-secure	Disabled for secure data abort and secure prefetch abort exceptions (1). For other exceptions, secure prefetch abort.
Watchpoint hits	Non-secure data abort handler	secure data abort handler
Internal debug request		debug state in halt mode
External debug request	Debug state in halt mode	debug state in halt mode

- (1) see in Comation on vector trap register,:
- (2) Note that when external or internal debug request is asserted, the core enters halt mode and not monitor mode.

Figure 71A

Method of entry	Entry in non-secure world	entry in secure world
Breakpoint hits	Non-secure prefetch abort handler	breakpoint ignored
Software breakpoint instruction	Non-secure prefetch abort handler	instruction ignored () is a see
Vector trap breakpoint		breakpoint ignored
_	non-secure prefetch abort interruptions.	
	For others interruption non-secure prefetch	
	abort.	
Watchpoint hits	Non-secure data abort handler	watchpoint ignored
Internal debug request	Debug state in halt mode	request ignored
External debug request	Debug state in halt mode	request ignored () = x + s
Debug re-entry from system	not applicable	not applicable
speed access		

(1) As substitution of BKPT instruction in secure world from non-secure world is not possible, non-secure abort must handle the violation.